

IAP9 Rec'd PCT/PTO 22 DEC 2009

S/N UnknownPATENTIN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:	Xavier Vera et al.	Examiner:	Unknown
Serial No.:	Unknown	Group Art Unit:	Unknown
Filed:	Unknown	Docket:	P22414
Title:	CLUSTERED VARIATIONS-AWARE ARCHITECTURE		

---

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

In compliance with the duty imposed by 37 C.F.R. § 1.56, and in accordance with 37 C.F.R. §§ 1.97 *et. seq.*, the referenced materials are brought to the attention of the Examiner for consideration in connection with the above-identified patent application. Applicants respectfully request that this Information Disclosure Statement be entered and the documents listed on the attached Form 1449 be considered by the Examiner and made of record. Pursuant to the provisions of MPEP 609, Applicants request that a copy of the 1449 form, initialed as being considered by the Examiner, be returned to the Applicants with the next official communication.

Respectfully submitted,

XAVIER VERA ET AL.  
By his Representatives,  
Caven & Aghevli LLC

Date 12/22/05

By

Ramin Aghevli

Ramin Aghevli  
Reg. No. 43,462  
(720) 840-6740

IAP9 Rec'd PCT/PTO 22 DEC 2009

PTO/SB/08a(07-05)

Approved for use through 7/31/2008. OMB 0851-0031  
US Patent & Trademark Office, U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO					
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use as many sheets as necessary)				<i>Complete if Known</i>	
				Application Number	Unknown
				Filing Date	December 22, 2005
				First Named Inventor	Vera, Xavier
				Art Unit	Unknown
				Examiner Name	Unknown
Sheet	1	of	2	Attorney Docket No: P22414	

US PATENT DOCUMENTS					
Examiner Initial *	Cite No	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS				
Examiner Initials*	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	T <sup>2</sup>

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>	
		BORKAR, SHEKHAR, et al., "Parameter Variations and Impact on Circuits and Microarchitecture", <u>DAC 2003</u> , Copyright 2003 ACM 1-58113-688-9/06/0006,(June 2-6, 2003), 338-342		
		BROOKS, DAVID et al., "Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance", <u>Fifth International Symposium on High-Performance Computer Architecture (HPCA-5)</u> , (January 1999), 10 pages		
		ERNST, DAN, et al., "Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation", <u>Proceedings of the 36th International Symposium on Microarchitecture (MICRO-36'03)</u> , (2003), 12 pages		
		IYER, ANOOP, et al., "Power and Performance Evaluation of Globally Asynchronous Locally Synchronous Processors", <u>International Conference on Computer Architecture Proceedings of the 29th annual international symposium on Computer architecture</u> , (2002), 158-168		
		MAGKLIS, GRIGORIOS, et al., "A FREQUENCY AND VOLTAGE SCALING ARCHITECTURE", <u>Intel Ref #: P20449; Application Filed: November 29, 2004; Serial #: 10/999,786</u> , 19 pgs.		
		MAGKLIS, GRIGORIOS, et al., "Frontend Frequency-Voltage Adaptation for Optimal Energy-Delay", <u>22nd IEEE International Conference on Computer Design: VLSI in Computers &amp; Processors (ICCD 2004)</u> , San Jose, CA, USA, <u>Proceedings. IEEE Computer Society 2004</u> , (October 11-13, 2004), 250-255		

EXAMINER

DATE CONSIDERED

Substitute Disclosure Statement Form (PTO-1449)

\* EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup> Applicant's unique citation designation number (optional) <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  (Use as many sheets as necessary)				Complete if Known <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 50%;">Application Number</td> <td>Unknown</td> </tr> <tr> <td>Filing Date</td> <td>December 22, 2005</td> </tr> <tr> <td>First Named Inventor</td> <td>Vera, Xavier</td> </tr> <tr> <td>Art Unit</td> <td>Unknown</td> </tr> <tr> <td>Examiner Name</td> <td>Unknown</td> </tr> </table>		Application Number	Unknown	Filing Date	December 22, 2005	First Named Inventor	Vera, Xavier	Art Unit	Unknown	Examiner Name	Unknown
Application Number	Unknown														
Filing Date	December 22, 2005														
First Named Inventor	Vera, Xavier														
Art Unit	Unknown														
Examiner Name	Unknown														
Sheet	2	of	2	Attorney Docket No: P22414											

OTHER DOCUMENTS -- NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		RESTLE, PHILLIP J., et al., "Timing Uncertainty Measurements on the Power5 Microprocessor", <u>2004 IEEE International Solid-State Circuits Conference, ISSCC 2004/ Session 19/ Clock Generation and Distribution/19.7, (2004), 8 pages</u>	
		SEMERARO, GREG, et al., "Energy-Efficient Processor Design Using Multiple Clock Domains with Dynamic Voltage and Frequency Scaling", <u>Proceedings of the 8th International Symposium on High-Performance Computer Architecture, (2002), 12 pages</u>	
		UNSAL, OSMAN, et al., "SYSTEM AND METHOD FOR EXPLOITING TIMING VARIABILITY", Intel Ref #:P21398; Application Filed: June 20, 2005, Serial #: <u>11/157,320</u> , 31 pgs.	

EXAMINER

DATE CONSIDERED